Regviz

Freescale Semiconductor /MK61F15 /SDHC /PROCTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PROCTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK61F15/SDHC/PROCTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)LCTL 0 (00)DTW0 (0)D3CD 0 (00)EMODE 0 (0)CDTL 0 (0)CDSS 0 (00)DMAS 0 (0)SABGREQ 0 (0)CREQ 0 (0)RWCTL 0 (0)IABG 0 (0)WECINT 0 (0)WECINS 0 (0)WECRM

WECRM=0, DMAS=00, CDSS=0, CDTL=0, EMODE=00, D3CD=0, DTW=00, LCTL=0, WECINS=0, IABG=0, WECINT=0, RWCTL=0, CREQ=0, SABGREQ=0

Description

Protocol Control Register

Fields

LCTL

LED Control

0 (0): LED off

1 (1): LED on
DTW

Data Transfer Width

0 (00): 1-bit mode

1 (01): 4-bit mode

2 (10): 8-bit mode
D3CD

DAT3 as Card Detection Pin

0 (0): DAT3 does not monitor card Insertion

1 (1): DAT3 as card detection pin
EMODE

Endian Mode

0 (00): Big endian mode

1 (01): Half word big endian mode

2 (10): Little endian mode
CDTL

Card Detect Test Level

0 (0): Card detect test level is 0, no card inserted

1 (1): Card detect test level is 1, card inserted
CDSS

Card Detect Signal Selection

0 (0): Card detection level is selected (for normal purpose)

1 (1): Card detection test level is selected (for test purpose)
DMAS

DMA Select

0 (00): No DMA or simple DMA is selected

1 (01): ADMA1 is selected

2 (10): ADMA2 is selected
SABGREQ

Stop At Block Gap Request

0 (0): Transfer

1 (1): Stop
CREQ

Continue Request

0 (0): No effect

1 (1): Restart
RWCTL

Read Wait Control

0 (0): Disable read wait control, and stop SD clock at block gap when SABGREQ bit is set.

1 (1): Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set.
IABG

Interrupt At Block Gap

0 (0): Disabled

1 (1): Enabled
WECINT

Wakeup Event Enable On Card Interrupt

0 (0): Disabled

1 (1): Enabled
WECINS

Wakeup Event Enable On SD Card Insertion

0 (0): Disabled

1 (1): Enabled
WECRM

Wakeup Event Enable On SD Card Removal

0 (0): Disabled

1 (1): Enabled

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data